View IDT5993A-5QI_767127.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

IDT5993A PROGRAMMABLE SKEW PLL CLOCK DRIVER TURBOCLOCK
COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES
PROGRAMMABLE SKEW PLL CLOCK DRIVER TURBOCLOCKTM
FEATURES: DESCRIPTION:
IDT5993A
* 3 pairs of programmable skew outputs * Low skew: 200ps same pair, 250ps all outputs * Selectable positive or negative edge synchronization: Excellent for DSP applications * Synchronous output enable * Output frequency: 3.75MHz to 100MHz * 2x, 4x, 1/2, and 1/4 outputs * 5V with TTL outputs * 3 skew grades: IDT5993A-2: tSKEW0<250ps IDT5993A-5: tSKEW0<500ps IDT5993A-7: tSKEW0<750ps * 3-level inputs for skew and PLL range control * PLL bypass for DC testing * External feedback, internal loop filter * 46mA IOL high drive outputs * Low Jitter: <200ps peak-to-peak * Outputs drive 50 terminated lines * Available in QSOP package
The IDT5993A is a high fanout PLL based clock driver intended for high performance computing and data-communications applications. A key feature of the programmable skew is the ability of outputs to lead or lag the REF input signal. The IDT5993A has six programmable skew outputs and two zero skew outputs. Skew is controlled by 3-level input signals that may be hard-wired to appropriate HIGH-MID-LOW levels.
FUNCTIONAL BLOCK DIAGRAM
G ND/sO E
Skew Select 3 3 1F1:0 VCCQ/PE Skew Select REF PLL FB 3 FS Skew Select 3 3 3F1:0 3 3 2F1:0
1Q0 1Q1
2Q0 2Q1
3Q0 3Q1
4Q0 4Q1
The IDT logo is a registered trademark of Integrated Device Technology, Inc.
COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES
1
c 2001 Integrated Device Technology, Inc.
SEPTEMBER 2001
DSC 5844/1
IDT5993A PROGRAMMABLE SKEW PLL CLOCK DRIVER TURBOCLOCK
COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES
PIN CONFIGURATION
REF VCCQ FS 3F0 3F1 VCCQ/PE VCCN 4Q1 4Q0 GND 3Q1 3Q0 VCCN FB 1 2 3 4 5 6 7 8 9 10 11 12 13 14 28 27 26 25 24 23 22 21 20 19 18 17 16 15 GND TEST 2F1 2F0 GND/sOE 1F1 1F0 VCCN 1Q0 1Q1 GND GND 2Q0 2Q1
ABSOLUTE MAXIMUM RATINGS(1)
Symbol VI TSTG Description Supply Voltage to Ground DC Input Voltage Maximum Power Dissipation (TA = 85C) Storage Temperature Max -0.5 to +7 -0.5 to +7 0.66 -65 to +150 Unit V V W C
NOTE: 1. Stresses beyond those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolutemaximum-rated conditions for extended periods may affect device reliability.
CAPACITANCE(TA = +25C, f = 1MHz, VIN = 0V)
Parameter CIN Description Input Capacitance Typ. 4 Max. 6 Unit pF
QSOP TOP VIEW
NOTE: 1. Capacitance applies to all inputs except TEST, FS, and nF1:0. It is characterized but not production tested.
PIN DESCRIPTION
Pin Name REF FB TEST (1) GND/ sOE(1) Type IN IN IN IN Description Reference Clock Input Feedback Input When MID or HIGH, disables PLL (except for conditions of Note 1). REF goes to all outputs. Skew Selections (See Control Summary Table) remain in effect. Set LOW for normal operation. Synchronous Output Enable. When HIGH, it stops clock outputs (except 3Q0 and 3Q1) in a LOW state - 3Q0 and 3Q1 may be used as the feedback signal to maintain phase lock. When TEST is held at MID level and GND/ sOE is HIGH, the nF[1:0] pins act as output disable controls for individual banks when nF[1:0] = LL. Set GND/sOE LOW for normal operation. VCCQ/PE nF[1:0] FS nQ[1:0] VCCN VCCQ GND IN IN IN OUT PWR PWR PWR Selectable positive or negative edge control. When LOW/HIGH the outputs are synchronized with the negative/positive edge of the reference clock. 3-level inputs for selecting 1 of 9 skew taps or frequency functions Selects appropriate oscillator circiot based on anticipated frequency range. (See PLL Programmable Skew Range.) Three output banks of two outputs with programmable skew (1Q:3Q), and 4Q output has fixed zero skew outputs. Power supply for output buffers Power supply for phase locked loop and other internal circuitry Ground
NOTE: 1. When TEST = MID and GND/sOE = HIGH, PLL remains active with nF[1:0] = LL functioning as an output disable control for individual output banks. Skew selections remain in effect unless nF[1:0] = LL.
PROGRAMMABLE SKEW
Output skew with respect to the REF input is adjustable to compensate for PCB trace delays, backplane propagation delays or to accommodate requirements for special timing relationships between clocked components. Skew is selectable as a multiple of a time unit tU which is of the order of a nanosecond (see PLL Programmable Skew Range and Resolution Table). There are nine skew configurations available for each output pair. These configurations are chosen by the nF1:0 control pins. In order 2 to minimize the number of control pins, 3-level inputs (HIGH-MID-LOW) are used, they are intended for but not restricted to hard-wiring. Undriven 3-level inputs default to the MID level. Where programmable skew is not a requirement, the control pins can be left open for the zero skew default setting. The Control Summary Table shows how to select specific skew taps by using the nF1:0 control pins.
IDT5993A PROGRAMMABLE SKEW PLL CLOCK DRIVER TURBOCLOCK
COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES
EXTERNAL FEEDBACK
By providing external feedback, the IDT5993A gives users flexibility with regard to skew adjustment. The FB signal is compared with the input REF signal at the phase detector in order to drive the VCO. Phase differences cause the VCO of the PLL to adjust upwards or downwards accordingly. An internal loop filter moderates the response of the VCO to the phase detector. The loop filter transfer function has been chosen to provide minimal jitter (or frequency variation) while still providing accurate responses to input frequency changes.
PLL PROGRAMMABLE SKEW RANGE AND RESOLUTION TABLE
FS = LOW Timing Unit Calculation (tU) VCO Frequency Range (FNOM)(1,2) Skew Adjustment Range(3) Max Adjustment: 9.09ns 49 14% Example 1, FNOM = 15MHz Example 2, FNOM = 25MHz Example 3, FNOM = 30MHz Example 4, FNOM = 40MHz Example 5, FNOM = 50MHz Example 6, FNOM = 80MHz tU = 1.52ns tU = 0.91ns tU = 0.76ns -- -- -- 9.23ns 83 23% -- tU = 1.54ns tU = 1.28ns tU = 0.96ns tU = 0.77ns -- 9.38ns 135 37% -- -- -- tU = 1.56ns tU = 1.25ns tU = 0.78ns ns Phase Degrees % of Cycle Time 1/(44 x FNOM) 15 to 35MHz FS = MID 1/(26 x FNOM) 25 to 60MHz FS = HIGH 1/(16 x FNOM) 40 to 100 MHz Comments
NOTES: 1. The device may be operated outside recommended frequency ranges without damage, but functional operation is not guaranteed. Selecting the appropriate FS value based on input frequency range allows the PLL to operate in its `sweet spot' where jitter is lowest. 2. The level to be set on FS is determined by the nominal operating frequency of the VCO and Time Unit Generator. The VCO frequency always appears at 1Q1:0, 2Q1:0, and the higher outputs when they are operated in their undivided modes. The frequency appearing at the REF and FB inputs will be the same as the VCO when the output connected to FB is undivided. The frequency of the REF and FB inputs will be 1/2 or 1/4 the VCO frequency when the part is configured for a frequency multiplication by using a divided output as the FB input. 3. Skew adjustment range assumes that a zero skew output is used for feedback. If a skewed Q output is used for feedback, then adjustment range will be greater. For example if a 4tU skewed output is used for feedback, all other outputs will be skewed -4tU in addition to whatever skew value is programmed for those outputs. `Max adjustment' range applies to output pairs 3 and 4 where 6tU skew adjustment is possible and at the lowest FNOM value.
CONTROL SUMMARY TABLE FOR FEEDBACK SIGNALS
nF1:0 LL(1) LM LH ML MM MH HL HM HH
NOTE: 1. LL disables outputs if TEST = MID and GND/sOE = HIGH.
Skew (Pair #1, #2) -4tU -3tU -2tU -1tU Zero Skew 1tU 2tU 3tU 4tU
Skew (Pair #3) Divide by 2 -6tU -4tU -2tU Zero Skew 2tU 4tU 6tU Divide by 4
3
IDT5993A PROGRAMMABLE SKEW PLL CLOCK DRIVER TURBOCLOCK
COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES
RECOMMENDED OPERATING RANGE
IDT5993A-5, -7 (Industrial) Symbol VCC TA Description Power Supply Voltage Ambient Operating Temperature Min. 4.5 -40 Max. 5.5 +85 IDT5993A-2 (Commercial) Min. 4.75 0 Max. 5.25 +70 Unit V C
DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE
Symbol VIH VIL VIHH VIMM VILL IIN Parameter Input HIGH Voltage Input LOW Voltage Input HIGH Voltage Input MID Voltage(1) Input LOW Voltage(1) Input Leakage Current (REF, FB Inputs Only) I3 IPU IPD VOH VOL IOS 3-Level Input DC Current (TEST, FS, nF1:0) Input Pull-Up Current (VCCQ/PE) Input Pull-Down Current (GND/sOE) Output HIGH Voltage Output LOW Voltage Output Short Circuit Current
(2) (1)
Conditions Guaranteed Logic HIGH (REF, FB Inputs Only) Guaranteed Logic LOW (REF, FB Inputs Only) 3-Level Inputs Only 3-Level Inputs Only 3-Level Inputs Only VIN = VCC or GND VCC = Max. VIN = VCC VIN = VCC/2 VIN = GND VCC = Max., VIN = GND VCC = Max., VIN = VCC VCC = Min., IOH = -16mA VCC = Min., IOH = -40mA VCC = Max., VO = GND VCC = Min., IOL = 46mA HIGH Level MID Level LOW Level
Min. 2 -- VCC-1 VCC/2-0.5 -- -- -- -- -- -- -- 2.4 -- -- --
Max. -- 0.8 -- VCC/2+0.5 1 5 200 50 200 100 100 -- -- 0.45
Unit V V V V V A
A A A V V mA
-250
NOTES: 1. These inputs are normally wired to VCC, GND, or unconnected. Internal termination resistors bias unconnected inputs to VCC/2. If these inputs are switched, the function and timing of the outputs may be glitched, and the PLL may require an additional tLOCK time before all datasheet limits are achieved. 2. This is to be measured at 25C with 10:1 duty cycle, one output at a time, and one second maximum.
POWER SUPPLY CHARACTERISTICS
Symbol ICCQ ICC ICCD ITOT Parameter Quiescent Power Supply Current Power Supply Current per Input HIGH Dynamic Power Supply Current per Output Total Power Supply Current Test Conditions(1) VCC = Max., TEST = MID, REF = LOW, GND/sOE = LOW, All outputs unloaded VCC = Max., VIN = 3.4V VCC = Max., CL = 0pF VCC = 5V, FREF = 20MHz, CL = 240pF(1) VCC = 5V, FREF = 33MHz, CL = 240pF(1) VCC = 5V, FREF = 66MHz, CL =
NOTE: 1. For eight outputs, each loaded with 30pF.
Typ.(2) 10 0.4 100 43 63 117
Max. 40 1.5 160 -- -- --
Unit mA mA A/MHz mA
240pF(1)
4
IDT5993A PROGRAMMABLE SKEW PLL CLOCK DRIVER TURBOCLOCK
COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES
INPUT TIMING REQUIREMENTS
Symbol tR, tF tPWC DH REF Description (1) Maximum input rise and fall times, 0.8V to 2V Input clock pulse, HIGH or LOW Input duty cycle Reference Clock Input Min. -- 3 10 3.75 Max. 10 -- 90 100 Unit ns/V ns % MHz
NOTE: 1. Where pulse width implied by DH is less than tPWC limit, tPWC limit applies.
SWITCHING CHARACTERISTICS OVER OPERATING RANGE
IDT5993A-2 Symbol FNOM tRPWH tRPWL tU tSKEWPR tSKEW0 tSKEW1 tSKEW2 tSKEW3 tSKEW4 tDEV tPD tODCV tPWH tPWL tORISE tOFALL tLOCK tJR Parameter VCO Frequency Range REF Pulse Width HIGH(1) REF Pulse Width LOW
(1)
IDT5993A-5 Max. -- -- 0.2 0.25 0.5 1 0.5 0.9 0.75 0.25 1.2 2 1.5 1.2 1.2 0.5 25 200 Min. 3 3 -- -- -- -- -- -- -- Typ. -- -- 0.1 0.25 0.6 0.5 0.5 0.5 -- 0 0 -- -- 1 1 -- -- -- Max. -- -- 0.25 0.5 0.7 1.2 0.7 1 1.25 0.5 1.2 2.5 3 1.5 1.5 0.5 25 200 Min. 3 3 -- -- -- -- -- -- --
IDT5993A-7 Typ. -- -- 0.1 0.3 0.6 0.5 0.7 1.2 -- 0 0 -- -- 1.5 1.5 -- -- -- Max. -- -- 0.25 0.75 1 1.5 1.2 1.7 1.65 0.7 1.2 3 3.5 2.5 2.5 0.5 25 200 Unit ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ms ps
Min. 3 3 -- -- --
(1,3)
Typ. -- -- 0.05 0.1 0.25 0.5 0.25 0.5 -- 0 0 -- -- 1 1 -- -- --
See PLL Programmable Skew Range and Resolution Table
Programmable Skew Time Unit Zero Output Matched-Pair Skew (xQ0, xQ1)(1,2,3) Zero Output Skew (All Outputs)(1,4,5) Output Skew (Rise-Rise, Fall-Fall, Same Class Outputs) Output Skew (Rise-Fall, Divided-Divided) Output Skew (Rise-Rise, Fall-Fall, Different Class Outputs) Output Skew (Rise-Fall, Nominal-Divided)(1,2) Device-to-Device Skew(1,2,7) REF Input to FB Propagation Delay(1,9) Output Duty Cycle Variation from 50%(1) Output HIGH Time Deviation from 50% Output Rise Time(1) Output Fall Time(1) PLL Lock Time
(7) (1,10) (1,6) (1,6)
See Skew Selection Table for Output Pairs
-- -- -- --
-0.25 -1.2
-- -- 0.15 0.15 --
-0.5 -1.2
-- -- 0.15 0.15 -- -- --
-0.7 -1.2
-- -- 0.15 0.15 -- -- --
Output LOW Time Deviation from 50%(1,11)
Cycle-to-Cycle Output Jitter
RMS Peak-to-Peak
-- --
NOTES: 1. All timing and jitter tolerances apply for FNOM > 25MHz. 2. Skew is the time between the earliest and the latest output transition among all outputs for which the same tU delay has been selected when all are loaded with the specified load. 3. tSKEWPR is the skew between a pair of outputs (xQ0 and xQ1) when all eight outputs are selected for 0tU. 4. tSKEW0 is the skew between outputs when they are selected for 0tU. 5. For IDT5993A-2 tSKEW0 is measured with CL = 0pF; for CL = 30pF, tSKEW0 = 0.35ns Max. 6. There are two classes of outputs: Nominal (multiple of tU delay), and Divided (3Qx only in Divide-by-2 or Divide-by-4 mode). 7. tDEV is the output-to-output skew between any two devices operating under the same conditions (VCC, ambient temperature, air flow, etc.) 8. tLOCK is the time that is required before synchronization is achieved. This specification is valid only after VCC is stable and within normal operating limits. This parameter is measured from the application of a new signal or frequency at REF or FB until tPD is within specified limits. 9. tPD is measured with REF input rise and fall times (from 0.8V to 2V) of 1ns. 10. Measured at 2V. 11. Measured at 0.8V.
5
IDT5993A PROGRAMMABLE SKEW PLL CLOCK DRIVER TURBOCLOCK
COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES
AC TEST LOADS AND WAVEFORMS
VCC
130 Output
91
CL
CL = 50pF (CL = 30pF for -2 and -5 devices)
Test Load
t OR ISE
t OFALL
2.0V t PW L
t PW H
0.8V
TTL Output Waveform
1ns
1ns
3.0V 2.0V Vth = 1.5V 0.8V 0V
TTL Input Test Waveform
6
IDT5993A PROGRAMMABLE SKEW PLL CLOCK DRIVER TURBOCLOCK
COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES
AC TIMING DIAGRAM
tREF t RPW H REF tRPWL
t PD
tODCV
t OD CV
FB
tJR
Q t SKEWP R tSKEW0 , 1 t SKEW P R t SKEW 0, 1
OTH ER Q
t SKEW 3, 4 tSKEW3 tSKEW3
REF D IVIDE D B Y 2 tSKEW1 , 3, 4 tSKEW2
REF D IVIDE D B Y 4
NOTES: VCCQ/PE: The AC Timing Diagram applies to VCCQ/PE=VCC. For VCCQ/PE=GND, the negative edge of FB aligns with the negative edge of REF, divided outputs change on the negative edge of REF, and the positive edges of the divide-by-2 and the divide-by-4 signals align. Skew: tSKEWPR: tSKEW0: tDEV: tODCV: The time between the earliest and the latest output transition among all outputs for which the same tU delay has been selected when all are loaded with 50pF (30pF for -2 and -5) and terminated with 50 to 2.06V. The skew between a pair of outputs (xQ0 and xQ1) when all eight outputs are selected for 0tU. The skew between outputs when they are selected for 0tU. The output-to-output skew between any two devices operating under the same conditions (VCC, ambient temperature, air flow, etc.) The deviation of the output from a 50% duty cycle. Output pulse width variations are included in tSKEW2 and tSKEW4 specifications.
tPWH is measured at 2V. tPWL is measured at 0.8V. tORISE and tOFALL are measured between 0.8V and 2V. tLOCK: The time that is required before synchronization is achieved. This specification is valid only after VCC is stable and within normal operating limits. This parameter is measured from the application of a new signal or frequency at REF or FB until tPD is within specified limits.
7
IDT5993A PROGRAMMABLE SKEW PLL CLOCK DRIVER TURBOCLOCK
COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES
ORDERING INFORMATION
IDT XXXXX Device Type XX Package X Process
Blank I Q
Commercial (0C to +70C) Industrial (-40C to +85C) Quarter-Size Small outline Package
5993A-2 5993A-5 5993A-7
Programmable Skew PLL Clock Driver TurboClock
CORPORATE HEADQUARTERS 2975 Stender Way Santa Clara, CA 95054
for SALES: 800-345-7015 or 408-727-6116 fax: 408-492-8674 www.idt.com 8
for Tech Support: logichelp@idt.com (408) 654-6459

▲Up To Search▲

Price & Availability of IDT5993A-5QI

	To Download IDT5993A-5QI Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .